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Qucs: An introduction to the new simulation and compact device modelling
features implemented in release 0.0.19/0.0.19S of the popular GPL circuit
simulator
Qucs-0.0.19/S structure: overview, spice4qucs initiative tasks and main features
Compact modelling with Qucs, ngspice, and Xyce
EDD support: Current and charge equations
B-type SPICE sources
Harmonic balance simulation with Xyce and Qucs compact models
Parametrization features and ngnutmeg scripting introduced with spice4qucs
Introduction to the Qucs subcircuit to Verilog-A module synthesizer
Plans for future
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Qucs-0.0.19/S structure diagram for simulation and compact device
modelling
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Overview of spice4qucs structure: – features and current Qucs-0.0.19S
version
Spice4qucs features:
Correct known weaknesses observed with the
current Qucs simulation engine qucsator
Provide Qucs users with a choice of simulator
selected from qucsator, ngspice and Xyce
Extend Qucs subcircuit, EDD, RFEDD and
Verilog-A device modelling capabilities
Access to the additional simulation tools and
extra component and device models provided
by ngspice and Xyce




Ngspice, Xyce (both serial and parallel)
support
Basic simulations support (.DC, .AC, .TRAN)
Advanced simulation support (.FOUR,
.DISTO, .NOISE, .HB)
Semiconductor devices with full SPICE
specifications
Qucs equations, parametrization (.PARAM),
and ngnutmeg script support
Custom ngspice simulation – User controlled
simulation based on ngnutmeg scripts











Qucsator Netlist Builder Ngspice Netlist Builder Xyce Netlist Builder
Ngspice Engine Xyce Engine
Qucs GUI level
   Ngspice sim output 
to Qucs data converter
     Xyce sim output 















Spice4qucs online documentation available here:
https://qucs-help.readthedocs.org/en/spice4qucs/index.html
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Compact modeling with Qucs and ngspice/Xyce: Part I – Current equation
support







































































VPr1 _net0 _net1 DC 0 AC 0
* EDD begin
BD1I0 _net1 0 I=Is*(exp((V(_net1)-V(0))/VT)-1.0)
GD1Q0 _net1 0 nD1Q0 0 1.0
LD1Q0 nD1Q0 0 1.0
BD1Q0 nD1Q0 0 I=-(C*(V(_net1)-V(0)))
BD1I1 _net1 0 I=Iv*exp(K*((V(_net1)-V(0))-Vv))
BD1I2 _net1 0 I=Ip*((V(_net1)-V(0))/Vp)*exp((Vp-(V(_net1)-V(0)))/Vp)
* EDD end
V1 _net0 0 DC 1
.control
set filetype=ascii
DC V1 -0.05 0.4 0.009












a function of device









As Xyce and ngspice
appear not to support
the diff() operator an
electrical equivalent cir-
cuit is needed to model
capacitor charge equa-
tions:
































Nonlinear capacitror: I = ddt(C*V(C))











































Compact modelling with Qucs and ngspice/Xyce: Part III – Charge
equations usage example
In this example a nonlinear capacitance is simulated with ngspice and
Xyce:



















































































































BD1I0 0 out I=0
GD1Q0 0 out nD1Q0 out 1.0
LD1Q0 nD1Q0 out 1.0
BD1Q0 nD1Q0 out I=-(C1*(V(0)-V(out))+
+ (C2*(V(0)-V(out))**2)/2+
+ (C3*(V(0)-V(out))**3)/3)
Spice code of the charge-deﬁned EDD
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Compact modeling with Qucs and ngspice/Xyce: Part IV – B-type source
usage for compact modelling
Qucs 0.0.19/S introduces a new component: SPICE-compatible equation
defined voltage or current sources (SPICE B-type source). The B-type






























































* Qucs 0.0.19  /home/vvk/.qucs/tunn-Bsrc.sch
.PARAM kB = 1.38e-23
.PARAM q = 1.6e-19
.PARAM Vv = 0.4
.PARAM Iv = 1e-6
.PARAM Ip = 1e-5
.PARAM Is = 1e-12
.PARAM Vp = 0.1
.PARAM K = 5
.PARAM Temp0 = 300
.PARAM phiT = {(kB*Temp0)/q}
VPr1 _net0 anode DC 0 AC 0
V1 _net0 0 DC 1





echo "" > spice4qucs.cir.noise
DC V1 -0.05 0.4 0.009






Auto-generated SPICE netlist 
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Compact modeling with Qucs and ngspice/Xyce: Part V – NPN BJT
compact model used for Harmonic balance analysis of a one-stage BJT
amplifier
Spice4qucs and Xyce allow large signal steady state AC Harmonic Balance


































































































Compact modelling with Qucs and ngspice/Xyce: Part VI – HB analysis
SPICE netlist and output data for a BJT amplifier
Xyce harmonic balance simulation data and auto generated netlist for
































































































* Qucs 0.0.19  /home/vvk/.qucs/MIXDESBJTXyce_prj/TBJTHB.sch
* Qucs 0.0.19  npnBlock.sch
.SUBCKT npnBlock CI BI EI Nf=1 Nr=1 Is=1e-14 Bf=100 
+ Br=1 Tbulk=26.85 Vcrit=6 Tf=1e-12 Tr=1e-15 Mc=0.33 














R5 EI CI  1E9
R2 0 IEC  1
R4 BI CI  1E9
R1 0 ICC  1
R3 BI EI  1E9
BD3I0 0 IEC I=Is*(exp(Deltar*(V(BI)-V(CI)))-1)*stp(-Deltar*(V(BI)-V(CI))+Xcritr)+
+ Is*Excritr*(1+(Deltar*(V(BI)-V(CI))-Xcritr)*(1+(Deltar*(V(BI)-V(CI))-Xcritr)/2))*
+ stp(Deltar*(V(BI)-V(CI))-Xcritr)
BD3I1 BI CI I=0
BD2I0 0 ICC I=Is*(exp(Deltaf*(V(BI)-V(EI)))-1)*stp(-Deltaf*(V(BI)-V(EI))+Xcritf)+
+ Is*Excritf*(1+(Deltaf*(V(BI)-V(EI))-Xcritf)*(1+(Deltaf*(V(BI)-V(EI))-Xcritf)/2))*
+ stp(Deltaf*(V(BI)-V(EI))-Xcritf)
BD2I1 BI EI I=0
BD1I0 BI CI I=(V(IEC)-V(0))/Br
GD1Q0 BI CI nD1Q0 CI 1.0
LD1Q0 nD1Q0 CI 1.0
BD1Q0 nD1Q0 CI I=-(Tr*(V(ICC)-V(0))+PCjc*((V(BI)-V(CI))-Vmaxc)*
+ (1+((V(BI)-V(CI))-Vmaxc)*(0.5+((V(BI)-V(CI))-Vmaxc)/6)))
BD1I1 BI EI I=(V(ICC)-V(0))/Bf
GD1Q1 BI EI nD1Q1 EI 1.0
Xyce netlist
LD1Q1 nD1Q1 EI 1.0
BD1Q1 nD1Q1 EI I=-(Tf*(V(IEC)-V(0))+PCje*((V(BI)-V(EI))-Vmaxe)*
+ (1+((V(BI)-V(EI))-Vmaxe)*(0.5+((V(BI)-V(EI))-Vmaxe)/6)))
BD1I2 CI EI I=((V(ICC)-V(0))-(V(IEC)-V(0)))
BD1I3 ICC 0 I=0
BD1I4 IEC 0 I=0
.ENDS
* Qucs 0.0.19  npnBJT.sch
.SUBCKT npnBJT _net5 _net2 _net0 Nf=1 Nr=1 Bf=100 Br=1 Is=1e-14 
+ Rc=0.1 Rb=1 Re=0.1 Tbulk=26.85 Vcrit=6 Tf=1e-12 Tr=1e-15 
+ Mc=0.33 Cjc=1e-14 Me=0.33 Cje=1e-14 Vjc=0.75 Vje=0.75 
R3 _net0 _net1  {RE}
R2 _net2 _net3  {RB}
R1 _net4 _net5  {RC}
XnpnBlock1  _net4 _net3 _net1 npnBlock Nf={NF} Nr={NR} Is={IS} 
+ Bf={BF} Br={BR} Tbulk={TBULK} Vcrit={VCRIT} Tf={TF} Tr={TR} 







R2 Pc PVcc  {RC}
Xnpn1  Pc Pb 0 npnBJT Nf=1 Nr=1 Bf=100 Br=1 Is=1E-16 Rc=1E-3 Rb=1E-3 
+ Re=1E-3 Tbulk=26.85 Vcrit=6 Tf=1E-12 Tr=1E-15 Mc=0.33 Cjc=1E-14 
+ Me=0.33 Cje=1E-14 Vjc=0.75 Vje=0.75
V1 Ps _net0 DC {VINDC}
V2 _net0 0 DC 0 SIN(0 {VINAC} 1MEG 0 0) AC {VINAC}
R1 Ps _net1  1E-6
V3 _net2 0 DC 15
VPrIc _net2 PVcc DC 0 AC 0
VPrIb _net1 Pb DC 0 AC 0
.options hbint numfreq=16 STARTUPPERIODS=2
.HB 1MEG
.PRINT  hb file=TBJTHB_hb.txt I(VPrIb) I(VPrIc) v(PVcc) v(Pb) v(Pc) v(Ps) 
.END
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Compact modelling with Qucs and ngspice/Xyce: Part VII – XSPICE
macromodels usage
Qucs-0.0.19/S allows embedding of SPICE netlist models in Qucs libraries
An example application of this feature is show below
Direct simulation of SPICE defined components
XSPICE macromodel usage

















































































.SUBCKT LM358    1 2 3 4 5
*
C1   11 12 5.544E-12
C2    6  7 20.00E-12
DC    5 53 DX
DE   54  5 DX
DLP  90 91 DX
DLN  92 90 DX
DP    4  3 DX
EGND 99  0 POLY(2) (3,0) (4,0) 0 .5 .5
FB    7 99 POLY(5) VB VC VE VLP VLN 0 15.91E6 
+ -20E6 20E6 20E6 -20E6
GA    6  0 11 12 125.7E-6
GCM   0  6 10 99 7.067E-9
IEE   3 10 DC 10.04E-6
HLIM 90  0 VLIM 1K
Q1   11  2 13 QX
Q2   12  1 14 QX
R2    6  9 100.0E3
RC1   4 11 7.957E3
RC2   4 12 7.957E3
RE1  13 10 2.773E3
RE2  14 10 2.773E3
REE  10 99 19.92E6
RO1   8  5 50
RO2   7 99 50
RP    3  4 30.31E3
VB    9  0 DC 0
VC 3 53 DC 2.100
VE   54  4 DC .6
VLIM  7  8 DC 0
VLP  91  0 DC 40
VLN   0 92 DC 40
.MODEL DX D(IS=800.0E-18)




Qucs equation support in spice4qucs
An example for evaluating the total S , active P, and reactive Q power in an
RC passive electrical network:










































































* Qucs 0.0.19  /home/vvk/.qucs/RC_SPQ.sch
.PARAM R={1k}
.PARAM C={1u}
VPr1 in _net1 DC 0 AC 0
V1 in 0 DC 0 SIN(0 1 300 0 0) AC 1
C1 0 _net0  {C} 
R1 _net1 _net0  {R}
.control
set filetype=ascii
echo "" > spice4qucs.cir.noise
let R=1k
let C=1u




write RC_SPQ_ac.txt VPr1#branch v(in)  S P Q
destroy all
reset
TRAN 3.33333e-05 0.01 0 








SPICE style parametrization and ngnutmeg postprocessor usage
implemented by spice4qucs
The following Qucs “equation” style icons introduce model parametrization and
simulation data postprocessing:



































































* Qucs 0.0.19  /home/vvk/.qucs/RCLsp_par.sch
.PARAM Rd = 30
.PARAM f = 8e6
.PARAM Cs = 40e-12
.PARAM Ls = {1/(4*(4*atan(1))**2*f**2*Cs)}
L1 _net0 _net1  {LS} 
C1 _net1 out  {CS} 
VPr1 in _net0 DC 0 AC 0
V1 in 0 DC 0 SIN(0 1 7.5MEG 0 0) AC 1
R1 0 out  {RD}
.control
set filetype=ascii
AC LIN 500 1MEG 10MEG 
let K = v(out)/v(in)
let Pwr = v(in)*VPr1#branch








New analysis-simulation types implemented with spice4qucs: SPICE small
signal distortion, SPICE small signal AC domain and large signal time












Vac= DISTOF1 0.2 DC 0










































































































Ngspice custom simulation techniques: Part I – Main features
Main features:
Embedding user defined




User defined variables for
plotting simulation data
User defined raw ASCII
SPICE3f5 style output
Ngnutmeg script editing dialogue:
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Ngspice custom simulation technique: Part II – Application example:

























let mc_runs = 5
let run = 0
define unif(nom, rvar) (nom + (nom*rvar) * sunif(0))
define aunif(nom, avar) (nom + avar * sunif(0))
define gauss(nom, rvar, sig) (nom + (nom*rvar)/sig * sgauss(0))
define agauss(nom, avar, sig) (nom + avar/sig * sgauss(0))
define limit(nom, avar) (nom + ((sgauss(0) >= 0) ? avar : -avar))
*
*
dowhile run < mc_runs $ loop starts here
*
alter c1 = unif(1e-09, 0.1)
alter l1 = unif(10e-06, 0.1)
alter c2 = unif(1e-09, 0.1)
alter l2 = unif(10e-06, 0.1)
alter l3 = unif(40e-06, 0.1)
alter c3 = limit(250e-12, 25e-12)
*
ac oct 100 250K 4Meg
set run ="$&run" $ create a variable from the vector
let K = db(v(out))
write MonteCarlo_ac.txt v(out) K
set appendwrite
let run = run + 1
end $ loop ends here
out

























Introduction to the Qucs GPL Verilog-A module synthesizer: Part I
Qucs-0.0.19S includes the first release of a GPL Verilog-A synthesis tool for
compact device modelling.
The Qucs-0.0.19S Verilog-A synthesizer is a basic working version of this
new open source ECAD tool.
It is for test purposes: bugs are likely and it may not be very stable.
Generated synthesized Verilog-A code is relatively basic and has to be
optimized manually for speed. However, it is expected that in the future its
operation will improve as development of the Qucs synthesizer progresses.
Circuits and Verilog-A synthesized models can be constructed from the
following Qucs/SPICE built in components:
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part II
Structure:
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part III
Data flow through the Qucs GPL compact device modelling tool set.
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part IV
Synthesis of a SPICE like compact semiconductor diode model: static Id and
dynamic capacitance model plus synthesized Verilog-A module code.
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part V
Synthesis of a SPICE like semiconductor diode model: simulated static and
dynamic characteristics.
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part VI
Verilog-A synthesis of a SPICE like semiconductor diode model: temperature
effects
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part VII
Verilog-A synthesis of a SPICE like semiconductor diode model: simulated
Id − Vd temperature effects.
  
               Simulation data for
Qucs EDD model and built-in diode model
              Simulation data for
Verilog-A model and built-in diode model
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part VIII
Verilog-A synthesis of semiconductor device shot and flicker noise: EDD
models and Verilog-A module code.
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part IX
Verilog-A synthesis of semiconductor device shot and flicker noise: small signal
AC domain simulation data.
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part X
Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS
Ids = f (Vd ,Vg ,Vs ,Vb) model for a transistor operating in long channel mode.
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part XI
Verilog-A synthesis of multi-EDD models: EKV2p6 nMOS
Ids = f (Vd ,Vg ,Vs ,Vb) swept DC simulation data.
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Introduction to the Qucs GPL Verilog-A module synthesizer: Part XII
Verilog-A synthesis of multi-EDD models: Optimization of Qucs synthesized




Version 0.0.19 is a major release of the Qucs circuit simulator, updating
the popular RF package while simultaneously adding a new software tool,
Qucs 0.0.19S, which provides Qucs users with an experimental software
package that links legacy Qucs with ngspice and Xyce GPL SPICE.
In the future the main Qucs development directions are likely to be:
Further integration of Qucs with ngspice and Xyce: including improvement
of the existing ngnutmeg support, an RFEDD synthesizer implementation,
additional analysis support for SPICE .SENS and .PZ etc, and a range of
new SPICE compatible components, for example magnetic core models.
Improvements to the Verilog-A module synthesizer.
Implementation of mixed signal simulation with ngspice/XSPICE and
Xyce.
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